In this paper, a novel analog gamma correction scheme with a logarithmic image sensor dedicated to minimize the quantization noise of the high dynamic applications is presented. The proposed implementation exploits a non-linear voltage-controlled-oscillator (VCO) based analog-to-digital converter (ADC) to perform the gamma correction during the analog-to-digital conversion. As a result, the quantization noise does not increase while the same high dynamic range of logarithmic image sensor is preserved. Moreover, by combining the gamma correction with the analog-to-digital conversion, the silicon area and overall power consumption can be greatly reduced. The proposed gamma correction scheme is validated by the reported simulation results and the experimental results measured for our designed test structure, which is fabricated with 0.35 μm standard complementary-metal-oxide-semiconductor (CMOS) process.
Introduction
The past few years have witnessed the rapid development of complementary-metal-oxide-semiconductor (CMOS) image sensors and their wide range of applications in consumer electronics, such as digital cameras, camcorders, smart mobile phones, to name but a few [1] . In various imaging applications, including automobile, aerospace imaging and security, CMOS image sensors capable of sensing the light illumination with high dynamic range (DR) are demanded in order to reconstruct an image covering a wide illumination range (e.g., >100 dB) [2] [3] [4] . The conventional image sensor responding linearly to the input light intensity can only have a dynamic range of 60-70 dB. To expand the dynamic range, the direct current conversion mode logarithmic sensor based on the subthreshold operation of MOSFETs has been developed [5] [6] [7] . The direct current conversion mode logarithmic sensor features a current mirror configuration and a log sensor structure. When the photocurrent is so small, the transistor enters the subthreshold region. However, the wide DR of image sensor exerts stringent requirements on many image signal processing techniques to enhance the image quality [8] , among which, the most representative one is gamma correction [9] . Gamma correction is a mainstream technique to improve image quality [10] . It is used to compensate and correct the errors caused by the non-linear response of modern CMOS image sensors. The non-linear luminance produced by these image sensing devices can be described by the following power-law expression [10] :
where x represents the input voltage, which is often normalized between 0 and 1. And γ is a coefficient with its value determined by experiments. Gamma correction is traditionally conducted in digital domain. Direct lookup tables are typically exploited to realize the digital gamma correction [11] . However, the resolution and dynamic range of the analog-to-digital converter (ADC) are always limited, which largely degrades the image quality, especially with low light illumination. Specifically, in the low light region, the slope of the gamma correction curve is larger than 1, leading to an amplification of the ADC's quantization error [12] . Moreover, as shown in Figure 1 , when the input's quantization step is smaller than that of the output, the system is disabled to generate the low luminance levels at the output [12] . Although this issue can be addressed with higher resolution ADC, it can result in an exponential increase of storage amount dedicated to the direct lookup tables. Furthermore, for the high dynamic range applications, the requirements on input resolution and memory resources become much more stringent [12] . Based on non-linear single slope ADC, two analog gamma correction schemes have been reported to avoid the amplification of the quantization error [13, 14] . Nevertheless, in [13] , the whole dynamic range is not fully utilized. The implementation reported in [14] suffers from the design complexity of a non-linear ramp generator. What is more, in [14] , as the gamma value is not constant in the whole dynamic range, it is quite challenging to extend the reported structure to high dynamic range applications.
In this paper, we propose a novel gamma correction scheme with a voltage-controlled-oscillator (VCO)-based ADC. The proposed VCO-based ADC features a non-linear output approximate to typical gamma correction curve, which fully avoids the adopted ramp generator and the quantization error amplification in the previous implementations. Additionally, the analog to digital conversion process is included in our proposed gamma correction scheme, leading to significant silicon area and power consumption saving of the on-chip very-large-scale-integration (VLSI) implementation. Moreover, the proposed gamma scheme is further applied to logarithmic image sensors to achieve high dynamic range and its effectiveness is validated by the reported simulation and experimental results. The remaining of the paper is organized as follows: Section 2 presents the proposed logarithmic image sensor architecture with on-chip correlated double sampling (CDS). Section 3 provides the VLSI implementation of the VCO-based ADC. The proposed circuitry is validated by the reported simulation and experimental results in Section 4. Finally, this paper is concluded in Section 5. Figure 2 presents the proposed sensor architecture, which is composed of a logarithmic image sensor with on-chip CDS mechanism and a novel VCO-based ADC. It is known that the CMOS logarithmic image sensor features high dynamic range of the illumination light [15] . However, it is quite sensitive to fixed pattern noise (FPN), which is mainly introduced during fabrication due to the pixel-to-pixel parameter variation. In [15] , the FPN was modeled by the response of each pixel in terms of offset voltage, gain and leakage current. Based on this, a number of techniques have been proposed to suppress the FPN [15, 16] . These techniques share the same principle, that is, the individual pixel offsets can be corrected by extracting the difference between the output signals before and after the integration. However, for the pixel of the logarithmic image sensor, the conversion of light intensity to voltage is continuous. Therefore, a different scheme is needed to remove the offset voltage. In this work, we adopt an in-pixel CDS technique in order to alleviate the influence of FPN. Different from the previously reported on-chip calibration method [17] , a current source is employed instead of the leakage current of a transistor for this calibration in order to increase the system's overall speed. As shown in Figure 3 , in the logarithmic image sensor's pixel, we connect the control signals Vc and Vb (denoted as VBody) of each pixel in the same column of the logarithmic image sensor's pixel array, and there are only two current sources Ical and Ibias1 in each column. This column-parallel processing can greatly improve the image sensor's processing speed. In addition, this logarithmic sensor is able to provide two voltage output levels for removing the offset by the following CDS circuit. At the beginning, Vc is set to low and Vph is set to high in the signal readout phase. The pixel output Vsig at node A is expressed as follows [18] :
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where Vdd is the power supply voltage, Vt is the thermal voltage and G1 is the gain of the source follower M4. Vth:M2 and Vth:M4 are the threshold voltages of the bias transistor M2 and the transistor M4, respectively. I0 is the drain current with VGS:M2 = 0, and n is the subthreshold slope factor usually approximate to 1, both of which are process dependent parameters. Isig is the photocurrent passing the load transistor M2. In Equation (2), the pixel-to-pixel threshold voltage variation of M2 and M4 (i.e., Vth:M2 and Vth:M4) can introduce non-neglectable change of Vsig. This variation is dependent on the manufacturing process and corresponds to a non-ideal effect known as fixed pattern noise (FPN) [6] . As a result, even under the uniform illumination, the voltage output of each pixel is slightly different from the other pixels. During the calibration phase, Vc is set to high and Vph is set to low. According to Equation (2), the new output Vcal of node A is calculated by replacing Isig with Ical. Therefore Vcal is expressed as:
In order to keep M1 operate in the subthreshold region with a short settling time, the calibration current Ical is maintained at an appropriate range.
Moreover, the source follower M4 is implemented with its gain tunable. According to [15] , the gain of the source follower G1 is equal to:
where RS is the resistance of the load and gm is the transconductance. It is indicated by Equation (4) that the source follower's gain is controlled by RS, and the load resistance RS is adjusted by the added transistor M6 working in the linear region. Here CDS technique is exploited to eliminate the FPN by measuring the output of the sensor twice: the first one in reset phase and the second one when the charges are transferred to the read-out node. Successively, these two signals are differentiated at the following stage. Figure 4 illustrates the timing diagram of the CDS. First, node B is connected to an external bias VM (1.5 V) via M8 at t1, and then the calibration voltage Vcal is readout before t2. The sampling capacitor CS stores the voltage of Vcal + Vpix_offset − VM, where Vpix_offset is the total equivalent pixel voltage offset. After node B is floating by turning off M8 at t2, the pixel signal value Vsig + Vpix_offset is then readout at t3, which makes node B voltage VB equivalent to:
According to Equation (2), the two offset variables Vth:M2 and Vth:M4 can be eliminated by the CDS circuit, due to the final output VB of CDS expressed as:
As a result, the CDS output Vout2 is equal to:
where G2 is the gain of the source follower in the CDS, and Vth:M9 is the threshold voltage of M9. Therefore, according to Equation (6), Vout2 can be rewritten as: 
VLSI Implementation of the Proposed VCO-Based ADC
In this section, a novel implementation of VCO-based ADC is presented. In each sampling period, a frequency counter is utilized to calculate the number of generated pulses at the VCO's output node. The value stored in the counter just represents the quantized estimation of the analog input signal.
As illustrated in Figure 5 , the proposed VCO consists of an odd number (N) of inverters connected in a loop. Suppose the NMOS and PMOS transistors have equal driving ability and the delay time of each inverter is td, the formed oscillator's output frequency is:
Assume the capacitance load of each node in the inverter chain is CL, the delay in the inverter exists due to the time needed for the transistors in the inverter to charge CL. If N is large enough, all nodes will be completely charged and discharged during one period, and each inverter delivers the charge of CL × Vdd. As a result, the capacitance CL is initially charged with a maximum current ID, and the current decreases during the transition. Given that ηID is the average current (disregarding leakage current), td can be formulated as:
Therefore, the frequency of the VCO is expressed as: (11) where N and η are fixed parameters for a given VCO. The power supply of M10 is separated from the other modules in the sensor, which is set to be 0.7 V externally to make the bias transistor M10 always work in the subthreshold region. Therefore, we can derive the drain current ID of M10: 10 10 : :
where I1 is constant. In this structure, VGS:M10 = Vout2 − Vdd. By combining Equations (8) and (12), we can have:
where K is a constant if G1, G2 and VM are fixed. Since the output frequency f is linearly proportional to the ID, we can have:
where α is constant. It is indicated that the digitized readout for a pixel has an exponential relationship with the input light intensity and the power can be modified by G1 and G2. In addition, as shown in Figure 5 , a 10-bit linear feedback shift register (LFSR) counter with dynamic D flip-flops is adopted in this design [19] . The input signal SEL is utilized for mode switching. If SEL is high, the counter is in the counting mode. If SEL is low, the pixel is in the data readout mode. CLKext is the clock signal in the data readout mode, and SERIALIN is the data input port to reset the counter. It is noted that the output of the VCO cannot achieve full swing and a voltage level shifter is required. Here we embed a fast and low power consumption voltage level shifter to the MUX for the clock input of the counter [20] . In order to remove the column level FPN, we firstly measured the data D in LFSR when there is no light illuminated on the sensor. The data D represents the column level FPN. We initialized the LFSR with the complementary value of data D at the beginning of every AD conversion when SEL for the MUX is set to 0. After that, the LFSR starts to count the pixel output with light illuminated on the sensor when SEL is set to 1. Through this way, the column level FPN can be reduced. The advantages of using the LFSR counter include: (1) the counter design is simple with a regular and compact layout; (2) the complexity of the counter does not increase with the counter length.
Furthermore, the proposed nonlinear ADC corresponds to an analog gamma correction, which features higher signal-to-noise ratio (SNR) than the digital gamma correction, especially for the low signal level. Suppose the input signal S of the ADC is:
where P is the pixel signal, and nc is the circuit noise. The output of the linear ADC can be expressed as:
where Dout is the output of linear ADC and ndq is the quantization noise for the digital gamma correction method. As a result, the output of the digital gamma correction Gd can be expressed as:
where A is the gamma correction curve and nt is the truncation error in digital gamma correction; while the output Ga of the proposed VCO based ADC is:
where naq is the quantization noise for the analog gamma correction method. If the digital gamma correction uses the same ADC architecture, naq should be the same as ndq. From Equations (17) and (18), we can see that the analog gamma correction has a constant quantization noise over the entire signal range while the digital gamma correction has amplified quantization noise at the low signal level (A > 1 for the low signal level).
Simulation and Experimental Results
In this section, RF simulations with the Spectre tool of Cadence were conducted based on the standard 0.35 μm CMOS process. Two most important figures of merit (i.e., maximum current ID of the bias transistor M10 and the VCO output frequency f) with different bias voltages are calculated and plotted Figure 6a ,b, respectively. The curve in Figure 6 shows excellent agreement with Equation (13) . In addition, it is indicated that the frequency output of the VCO has the same logarithmic relationship with the maximum current, which is in accordance with Equation (14) .
In the simulation, the VDS over the bias transistor M10 is also taken into account, as a result, the amplitude of the VCO output cannot achieve the full swing. On the other hand, the soft rail negative feedback exists as the change of VDS, which has no influence on the output frequency signal. Here we propose a more accurate model for the drain current of the bias transistor M10 to explain this effect, where ID is expressed as: 10 10 : :
It is indicated by Equation (19) that ID increases as VDS increases. In contrast, the increase of VDS leads to the decrease of the supply voltage for the inverters of VCO, which reduces the ID. With proper sizing of the bias transistor M10, the soft rail negative feedback can alleviate the body effect caused by VBS. From Equations (1) to (20), we notice that the slope G1G2 is equal to 1/γ, which means the γ value can be adjusted by G1 and VBody (G2 is fixed, not tunable). The simulation results of the relation between VBody and the slope (1/γ) are tabulated in Table 1 . In order to study the relationship between the VCO frequency and the input light intensity, a single pixel with the VCO-based ADC has been fabricated using 0.35 μm standard CMOS process. The VCO consists of 25 inverter stages. The digital 1/1024 frequency divider has been employed to slow down the frequency, as the high frequency signal is extremely hard to be output through the normal I/O pad. With a model 66885 light source from Newport Corp. (Irvine, CA, USA), Figure 8a ,b show the measured VCO frequency vs. light intensity for a test pixel in linear space and logarithmic space, respectively. We can see the proposed method can provide an adjustable gamma value over a wide dynamic range. Typically, the measured curve slope of 0.47 corresponds to a gamma value of 2.13 when VBody = 1.4 V. Furthermore, the proposed image sensor structure with a resolution of 64 × 64 was fabricated with the 0.35 μm standard CMOS process. Figure 9 shows the pictures taken by the fabricated 64 × 64 test image sensor with different body bias (VBody). The contrast of the image can be enhanced with a different gamma value by adjusting VBody. Finally, the test structure's main characteristics and the detailed comparison with the previous analog gamma correction methods are summarized in Table 2 
where luxmax and luxmin are the maximum and the minimum light intensity which can be sensed. In [3] , a CMOS image sensor with tunable dynamic range has been proposed. The logarithmic curve in the pixel is used to approximate the gamma curve, which can reach a very high DR (e.g., 112 dB). Moreover, a frequency modulation counter that can realize the anolog gamma correction has been proposed and implemented in [22] . In order to obtain a higher ADC gain in the dark light levels and a lower ADC gain in the bright light levels, the counter reduces the counting number of the pulses through a constant time interval. In contrast to the other analog gamma correction methods, the proposed method can reach a high DR of 82 dB without complex ramp generator. The measured noise floor in our implementation is 58 dBuV. In addition, the proposed method has integrated the gamma correction into the A/D conversion. Hence, the total power consumption and the area per pixel can be significantly reduced as shown in the Table 2 . 
Conclusions
In this paper, we report an analog gamma correction scheme for logarithmic CMOS image sensor featuring high dynamic range. Compared with the previous implementations, the proposed analog gamma correction scheme exerts no amplification of the quantization errors. In addition, high illumination dynamic range can be achieved with the proposed logarithmic image sensor with on-chip CDS. Moreover, the proposed VCO-based ADC, featuring non-linear output approximate to typical gamma correction curve, is combined in our proposed gamma correction scheme, which leads to significant silicon area and power consumption saving of the VLSI implementation. Furthermore, the proposed gamma correction scheme is validated by the reported simulation and experimental results, which can find CMOS image sensors applications requiring low power, low cost and high dynamic range.
